We demonstrate the existence of two different degradation mechanisms for 100 V GaN transistors submitted to off-state stress. When the devices are stressed in strong pinch-off conditions, a high electric field falls on the dielectric between the source field plate and the channel, and a time dependent dielectric breakdown is observed. On the other hand, for weaker pinch-off, hot electrons trapping at the passivation surface can lower the electric field, leading to longer TTF. A second degradation mode is also observed, consisting in the gradual increase in off-state current, ascribed to positive charge trapping at defects spots.
Evidence for double degradation regime in off-state stressed 100 V GaN transistors: From dielectric failure to subthreshold current increase
Fraccaroli R.;Fregolent M.;Boito M.;De Santi C.;Canato E.;Rossetto I.;Meneghesso G.;Zanoni E.;Meneghini M.
2025
Abstract
We demonstrate the existence of two different degradation mechanisms for 100 V GaN transistors submitted to off-state stress. When the devices are stressed in strong pinch-off conditions, a high electric field falls on the dielectric between the source field plate and the channel, and a time dependent dielectric breakdown is observed. On the other hand, for weaker pinch-off, hot electrons trapping at the passivation surface can lower the electric field, leading to longer TTF. A second degradation mode is also observed, consisting in the gradual increase in off-state current, ascribed to positive charge trapping at defects spots.File | Dimensione | Formato | |
---|---|---|---|
1-s2.0-S0026271425000629-main.pdf
accesso aperto
Tipologia:
Published (Publisher's Version of Record)
Licenza:
Creative commons
Dimensione
978.99 kB
Formato
Adobe PDF
|
978.99 kB | Adobe PDF | Visualizza/Apri |
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.