In this paper, the design of a fully analog iterative decoder for a serially concatenated convolutional code is presented. The decoder is reconfigurable in both block length and code rate. An interleaver size up to 2400 bit is considered. The decoder core implements a single SISO working on a window of the whole code trellis. It is then reused several times to decode the two constituent codes. The resulting decoder performs iterations, but it is fully analog. The extrinsic information exchanged in the decoding process is stored in an analog memory and permuted through a reconfigurable interleaver. Behavioral analysis of the decoder as well as precision and mismatch impact on performance are reported in the paper.
Iterative Analog Decoder for a SCCC
VOGRIG, DANIELE;SOLDA', SILVIA;NEVIANI, ANDREA;GEROSA, ANDREA
2006
Abstract
In this paper, the design of a fully analog iterative decoder for a serially concatenated convolutional code is presented. The decoder is reconfigurable in both block length and code rate. An interleaver size up to 2400 bit is considered. The decoder core implements a single SISO working on a window of the whole code trellis. It is then reused several times to decode the two constituent codes. The resulting decoder performs iterations, but it is fully analog. The extrinsic information exchanged in the decoding process is stored in an analog memory and permuted through a reconfigurable interleaver. Behavioral analysis of the decoder as well as precision and mismatch impact on performance are reported in the paper.
Pubblicazioni consigliate
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
