

Trade-off between gate leakage current and threshold voltage stability in power HEMTs during ON-state and OFF-state stress

D. Favero^{a,*}, C. De Santi^a, A. Stockman^b, A. Nardo^b, P. Vanmeerbeek^b, M. Tack^b, G. Meneghesso^a, E. Zanoni^a, M. Meneghini^{a,c}

^a Department of Information Engineering, University of Padova, via Gradenigo 6/b, 35131 Padova, Italy

^b BelGaN BV, Westerring 15, 9700 Oudenaarde, Belgium

^c Department of Physics and Astronomy, University of Padova, via Marzolo 8, 35131 Padova, Italy

ARTICLE INFO

Keywords:

p-GaN gate HEMTs
Threshold voltage instabilities
On-state stress
Off-state stress

ABSTRACT

We present a detailed investigation of the impact of electron gate leakage on the threshold voltage stability of normally-off GaN HEMTs with p-GaN gate. The analysis is based on combined DC, pulsed and transient measurements, carried out on two test wafers with different gate processes, resulting in different levels of gate leakage current. The key results demonstrate: (a) the existence of four different charge-trapping processes, whose interplay determines the sign and amplitude of the threshold voltage variation; (b) a reasonable increase in gate leakage is beneficial for eliminating the negative threshold voltage instability under positive gate bias, and for substantially reducing the positive threshold shift under off-state stress. Furthermore, (c) we present a proper characterization methodology for device understanding.

1. Introduction

Gallium nitride power devices are nowadays recognized as a competitive solution for high-efficiency power conversion, being able to displace silicon devices thanks to the possibility to deliver higher power densities [1]. The potential of GaN is exploited through the use of AlGaIn/GaN High-Electron-Mobility-Transistors (HEMTs), that offer an extremely low ON-resistance due to the spontaneous presence of the 2-Dimensional-Electron-Gas (2DEG). However, HEMTs are intrinsically normally-ON devices, that are not suitable for fail-safe power applications, where normally-off power switches are required. Two effective solutions had been proposed to overcome the limitation of the normally-ON structures: i) the use of a cascode configuration [2], in which a fast silicon transistor is used to drive the normally-ON power HEMT; ii) the use of a p-GaN gate, where a p-doped GaN layer is placed between the gate contact and the AlGaIn barrier [3]. The latter is nowadays more widely adopted, but the complexity of the structure complicates the analysis. Briefly, the p-GaN layer is used to lift-up the band diagram, obtaining the depletion of the 2DEG even when the gate voltage is zero. A gate Schottky contact is usually used to mitigate the gate current leakage, that otherwise would flow toward the p-i-n diode made of the p-GaN layer, the AlGaIn barrier, and the channel [4]. However, this rises

the problem of controlling the potential of the p-GaN region near the interface with AlGaIn (mid-node), which directly controls the charge density in the 2DEG. Despite the recent developments, GaN power transistors are still far from the complete technology maturity, because different issues are affecting the performance of such devices. Among all, threshold voltage (V_{TH}) instabilities are a key factor limiting the performance of p-GaN gate power devices [5].

The aim of this paper is to report a detailed investigation of the factors limiting the threshold voltage stability of p-GaN gate power HEMTs test structures with different gate leakage current, submitted to ON-state and OFF-state. The role of the gate leakage current in the V_{TH} stability is assessed by means of combined DC, pulsed and transient measurements, thanks to which different mechanisms affecting the V_{TH} stability are identified. Results indicate that a higher gate leakage current increases the overall V_{TH} stability thanks to a better control of the floating p-GaN mid-node. Furthermore, this paper reports the description of a proper characterization methodology and consequence physical interpretation of the various behaviours/transients that are observed.

* Corresponding author.

E-mail address: favero@davi@dei.unipd.it (D. Favero).

<https://doi.org/10.1016/j.microrel.2023.115129>

Received 2 June 2023; Received in revised form 28 June 2023; Accepted 13 July 2023

Available online 1 October 2023

0026-2714/© 2023 The Authors. Published by Elsevier Ltd. This is an open access article under the CC BY-NC-ND license (<http://creativecommons.org/licenses/by-nc-nd/4.0/>).

2. Devices under test and stress procedure

The devices under test are p-GaN gate power HEMTs test structures (Fig. 1) used for gate module development and process understanding.

The analysis is carried out on two test wafers with different gate processes, resulting in one wafer with higher gate leakage current (Wafer H) and one wafer with lower gate leakage current (Wafer L). By variation in gate contact processing conditions, a different Schottky barrier height is obtained at the p-GaN/metal interface.

Significant DC characteristics are reported in Fig. 2.

Wafer H results in a gate leakage current two orders of magnitude higher with respect to wafer L. The V_{TH} extracted at 1 mA is $V_{TH-H} = 2.22$ V and $V_{TH-L} = 1.92$ V for wafer H and wafer L respectively.

It is then worth highlighting that only for wafer H, in the $I_D V_G$ characteristics, there is an increase in drain current in two steps, with a small plateau for a gate voltage of about 1.2 V. This is attributed to electron trapping during the measurement phase, according to the threshold voltage transient results in Section 4, Fig. 5. Briefly, wafer H exhibits electron trapping in the AlGa_N barrier (fast process) for low gate voltages, resulting in a positive threshold voltage shift. This electron trapping is faster if compared to the gate sweep during the DC measure (1 PLC per point – 20 ms), resulting in a shift of the $I_D V_G$ characteristic. This highlights the necessity of performing faster measurements on both devices, to understand the different processes involved.

The analysis on the two test wafers is then carried out by means of a custom pulsed setup, to perform pulsed IV with measurement pulses down to 1 μ s, and by means of a fast custom V_{TH} transient setup, to analyse the V_{TH} kinetics starting from the microseconds range.

3. Pulsed characterization

A widely adopted technique to analyse the dynamic performance of power devices is the so-called Pulsed-IV characterization, thanks to which it is possible to monitor the different electrical characteristics of the device (in general threshold voltage and on-resistance for a power device) when submitted to different operating quiescent biases. Within this paper, only the threshold voltage of the device will be analysed. The reported pulsed-IVs are performed with the following procedure: i) first, a 1 s pre-filling time at the given quiescent bias is applied, to fill all the traps involved in that particular operating condition; ii) second, the pulsed characterization is performed, with the device that is kept at the given quiescent bias and with 3 μ s and 10 μ s measurement pulses for ON-state stress (gate stress) and OFF-state stress (drain stress) respectively.

First, a comparison between DC and pulsed $I_D V_G$ measurements (with $V_G = 0$ V and $V_D = 0$ V as quiescent bias) is carried out. Significant results are summarized in Fig. 3.

Results show a noticeable difference between DC and pulsed $I_D V_G$ characterizations. The threshold voltages extracted at 1 mA are reported




Fig. 1. Schematic cross-section of the p-GaN gate power HEMTs test structures under test.




Fig. 2. Gate leakage current (black lines) and transfer characteristics ($I_D V_G$) at a drain voltage of 0.5 V (red lines) and of 4 V (blue lines) for the two different wafers. Wafer H in solid lines, wafer L in dashed lines.




Fig. 3. $I_D V_G$ comparison between pulsed measurements, with $V_G = 0$ V and $V_D = 0$ V as quiescent bias (solid lines) and DC measurements (dashed lines) for the two wafers. Wafer H in black, wafer L in red.

in Table 1.

With a pulsed $I_D V_G$, Wafer H shows a lower V_{TH} (0.57 V lower than the DC one) while Wafer L shows a higher V_{TH} (0.13 V higher than the DC one). This indicates the presence of charge trapping processes (both of positive and negative charge [5]) during the DC characterizations, that will be investigated in the following with the pulsed setup. It is important here to highlight the importance of pulsed characterizations on the understanding of the devices under test; without them it is impossible to have a full interpretation of the phenomena taking place in the device. To get further insight in the phenomena leading the threshold voltage instabilities, pulsed $I_D V_G$ with different quiescent biases were performed in both ON-state (increasing gate bias with drain fixed at 0 V) and OFF-state (increasing drain bias with gate fixed to 0 V) (Fig. 4). Different behaviours are highlighted in the two test wafers.

For ON-state stress (Fig. 4(a)): i) Wafer H shows a positive V_{TH} shift ($\Delta V_{TH} = 0.48$ V) for $V_{G-QB} = 2$ V and a zero shift for $V_{G-QB} = 6$ V; ii) Wafer L shows a zero V_{TH} shift for $V_{G-QB} = 2$ V and a negative shift ($\Delta V_{TH} = -0.83$ V) for $V_{G-QB} = 6$ V. As already observed in the comparison between DC and pulsed $I_D V_G$ measurements, both negative and positive charges are trapped in the gate stack.

For OFF-state stress (Fig. 4(b)), the two wafers show only positive V_{TH} shift (trapping of electrons), with Wafer H showing an overall lower

Table 1
Extracted threshold voltages for pulsed and DC characterizations.

	DC V_{TH}	Pulsed V_{TH}	ΔV_{TH}
Wafer H	2.22 V	1.65 V	0.57 V
Wafer L	1.92 V	2.05 V	-0.13 V




Fig. 4. Pulsed I_DV_GS at different quiescent biases for both a) ON-state stress (gate stress) and b) OFF-state stress (drain stress). Solid lines for Wafer H, dashed lines for Wafer L.

ΔV_{TH} if compared to Wafer L (maximum V_{TH} shift of 0.55 V and 2.66 V respectively).

Results highlights that Wafer L suffers from negative V_{TH} shift under positive gate bias (that may lead to undesired turn-on), and to relevant positive V_{TH} shift in off-state bias, that may lead to a premature turn-off of the device and to an on-resistance increase. Such effects are mitigated in Wafer H.

The positive and negative shifts will be further investigated by means of transient measurements for both ON-state (gate) and OFF-state (drain) stress.

4. Transient analysis

Transient analysis was carried out on both test wafers for different conditions (ON-state and OFF-state) to extract the time evolution of the V_{TH} shift. Briefly, the test consists on applying, for 100 s, a constant voltage stress level at the device. The stress is briefly interrupted (exponentially spaced in time) to perform a fast (3 μ s for ON-state, 10 μ s for OFF-state) I_DV_GS characterization (at a fixed drain voltage of 4 V) for V_{TH} extraction (extracted at a current of 1 mA).

Significant V_{TH} transients for gate stress (ON-state) are reported in Fig. 5.

Results highlight the presence of different mechanisms involved in the threshold voltage instabilities (Fig. 6): i) With no stress applied ($V_G = 0$ V, green curves) it is possible to observe a tiny (<0.1 V) V_{TH} shift in Wafer H, that is only due to the charge trapping induced by the measurement itself. ii) With a gate stress voltage of 2 V, a fast increase in threshold voltage is observed in Wafer H. Through a literature comparison, this is ascribed to the trapping of electrons in pre-existing traps in the AlGa_N/Ga_N interface and/or in the AlGa_N barrier [6–9] (mechanism “b” in Fig. 6).

This mechanism does not occur in wafer L, because, due to the lower gate leakage, less holes are accumulated in the p-GaN/AlGa_N interface resulting in a higher electric field across the AlGa_N that prevents electrons injection from the 2DEG.




Fig. 5. Threshold voltage transient analysis during ON-state (gate) stress for: a) Wafer H; b) Wafer L.

The fast electron trapping is responsible for the small V_{TH} shift observed during the measurements in Wafer H. Then, in both wafers, a slow ($t > 100$ ms) increase in V_{TH} is present. This is due to the emission of holes from the 2DHG across the AlGa_N barrier (mechanism “a” in Fig. 6), that leave a net negative charge in the p-GaN region, leading to the positive V_{TH} shift [9,10]; iii) With a gate stress voltage of 6 V, the accumulation of holes in the 2DHG and the subsequent trapping in AlGa_N traps (mechanisms “c” in Fig. 6) take place [5,9]. Its impact is moderate in Wafer H (due to the interplay with electron trapping and due to the electron-hole recombination that takes place between electrons, mechanism “b1” in Fig. 6, and trapped holes in the AlGa_N); iv) Finally, only in Wafer L, an additional decreasing trend is observed for long stress time. This is attributed to hole trapping in the Ga_N buffer and/or in the Strain Relief Layers (SRL) interface [5,10] (mechanism “d” in Fig. 6).

Results show the better stability of the devices with higher gate leakage current, that exhibit also faster detrapping processes (not shown).

Finally, the V_{TH} shift due to drain stress (off-state) is analysed. Remarkably, Wafer H shows a lower overall V_{TH} shift (Fig. 7(a)), that is only positive, while wafer L exhibits a signal V_{TH} shift with both positive and negative transients (Fig. 7(b)). It is worth to highlight that the transients are consistent with previous studies in p-GaN gate HEMTs [11–13] and are interestingly different from the ones observed in Ga_N MOS channel HEMTs [14].

The positive shift is ascribed to hole deficiency [13]. When a positive drain bias is applied, holes are pushed toward the gate contact, where they can be emitted, leaving a net negative charge in the p-GaN and thus leading to the positive V_{TH} shift. The negative transient is possibly ascribed to the generation of positive charges during the drain stress, as previously shown in [15], that are then accumulated under the gate stack because of the band bending [16] In wafer H, this phenomenon is suppressed by the higher leakage of electrons injected from the gate stack during the OFF-state stress (not shown).




Fig. 6. Mechanisms involved in the threshold voltage instabilities in the devices under test: a) hole depletion from the p-GaN (positive V_{TH} shift); b) trapping of electrons in the AlGaIn/GaN interface and/or in AlGaIn traps (positive V_{TH} shift); c) hole accumulation in the 2DHG and consequent hole trapping in the AlGaIn (negative V_{TH} shift); d) hole trapping in the GaN buffer and/or in the SRL interface (negative V_{TH} shift); b1) mechanisms occurring in Wafer L, that makes the V_{TH} more stable.




Fig. 7. Threshold voltage shift induced by OFF-state (drain) stress for: a) Wafer H; b) Wafer L.

Remarkably, as during ON-state stress, test structures with higher gate leakage current show better V_{TH} stability and faster detrapping processes (not shown).

5. Conclusions

We reported a detailed investigation of the impact of electron gate

leakage on the V_{TH} stability of normally-off p-GaN gate power HEMTs test structures. Based on DC, pulsed and transient measurements we demonstrated: a) the existence of 4 different charge-trapping processes, whose interplay determines the sign and amplitude of the threshold voltage variation during ON-state stress; b) a reasonable increase in gate leakage is beneficial for eliminating the negative V_{TH} shift under positive gate bias, and for minimizing the positive V_{TH} shift under off-state stress. The results are of relevance for the development and optimization of normally-off GaN HEMTs with p-GaN gate.

CRediT authorship contribution statement

All authors contributed equally to the paper.

Declaration of competing interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Data availability

The data that has been used is confidential.

References

- [1] M. Meneghini, et al., GaN-based power devices: physics, reliability, and perspectives, *J. Appl. Phys.* 130 (18) (Nov. 2021), 181101, <https://doi.org/10.1063/5.0061354>.
- [2] T. Hirose, et al., Dynamic performances of GaN-HEMT on Si in cascode configuration, in: 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014, IEEE, Mar. 2014, pp. 174–181, <https://doi.org/10.1109/APEC.2014.6803306>.
- [3] Y. Uemoto, et al., Gate injection transistor (GIT)—a normally-off AlGaIn/GaN power transistor using conductivity modulation, *IEEE Trans. Electron. Devices* 54 (12) (Dec. 2007) 3393–3399, <https://doi.org/10.1109/TED.2007.908601>.
- [4] N. Xu, et al., Gate leakage mechanisms in normally off p-GaN/AlGaIn/GaN high electron mobility transistors, *Appl. Phys. Lett.* 113 (15) (Oct. 2018), 152104, <https://doi.org/10.1063/1.5041343>.
- [5] N. Modolo, et al., Capture and emission time map to investigate the positive V_{TH} shift in p-GaN power HEMTs, *Microelectron. Reliab.* 138 (Nov. 2022), 114708, <https://doi.org/10.1016/j.microrel.2022.114708>.
- [6] X. Tang, B. Li, H.A. Moghadam, P. Tanner, J. Han, S. Dimitrijević, Mechanism of threshold voltage shift in p-GaN gate AlGaIn/GaN transistors, *IEEE Electron. Device Lett.* 39 (8) (Aug. 2018) 1145–1148, <https://doi.org/10.1109/LED.2018.2847669>.
- [7] A. Tajalli, et al., Impact of sidewall etching on the dynamic performance of GaN-on-Si E-mode transistors, in: 2019 IEEE International Reliability Physics Symposium (IRPS), IEEE, Mar. 2019, pp. 1–6, <https://doi.org/10.1109/IRPS.2019.8720445>.

- [8] A. Stockman, et al., On the origin of the leakage current in p-gate AlGaIn/GaN HEMTs, in: 2018 IEEE International Reliability Physics Symposium (IRPS), IEEE, Mar. 2018, <https://doi.org/10.1109/IRPS.2018.8353582>, pp. 4B.5-1-4B.5-4.
- [9] A. Stockman, E. Canato, M. Meneghini, G. Meneghesso, P. Moens, B. Bakeroot, Threshold voltage instability mechanisms in p-GaN gate AlGaIn/GaN HEMTs, in: 2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD), IEEE, May 2019, pp. 287–290, <https://doi.org/10.1109/ISPSD.2019.8757667>.
- [10] L. Sayadi, G. Iannaccone, S. Sicre, O. Haberen, G. Curatola, Threshold voltage instability in p-GaN gate AlGaIn/GaN HFETs, IEEE Trans Electron Devices 65 (6) (Jun. 2018) 2454–2460, <https://doi.org/10.1109/TED.2018.2828702>.
- [11] X. Chao, et al., Observation and analysis of anomalous V_{th} shift of p-GaN gate HEMTs under off-state drain stress, IEEE Trans Electron Devices 69 (12) (Dec. 2022) 6587–6593, <https://doi.org/10.1109/TED.2022.3211163>.
- [12] J. Chen, et al., OFF-state drain-voltage-stress-induced V_{TH} instability in Schottky-type p-GaN gate HEMTs, IEEE J Emerg Sel Top Power Electron 9 (3) (Jun. 2021) 3686–3694, <https://doi.org/10.1109/JESTPE.2020.3010408>.
- [13] J. Chen, M. Hua, J. Jiang, J. He, J. Wei, K.J. Chen, Impact of hole-deficiency and charge trapping on threshold voltage stability of p-GaN HEMT under reverse-bias stress, in: 2020 32nd International Symposium on Power Semiconductor Devices and ICs (ISPSD), IEEE, Sep. 2020, pp. 18–21, <https://doi.org/10.1109/ISPSD46842.2020.9170043>.
- [14] C. Leurquin, et al., Drain voltage impact on charge redistribution in GaN-on-Si E-mode MOSc-HEMTs, in: 2023 IEEE International Reliability Physics Symposium (IRPS), IEEE, Mar. 2023, pp. 1–6, <https://doi.org/10.1109/IRPS48203.2023.10117813>.
- [15] A. Nardo, et al., Positive and negative charge trapping GaN HEMTs: interplay between thermal emission and transport-limited processes, Microelectron. Reliab. 126 (May) (Nov. 2021), 114255, <https://doi.org/10.1016/j.microrel.2021.114255>.
- [16] Y. Cheng, et al., Impact ionization induced breakdown and related HTRB behaviors in 100-V p-GaN gate HEMTs, in: 2021 33rd International Symposium on Power Semiconductor Devices and ICs (ISPSD), IEEE, May 2021, pp. 1–4, <https://doi.org/10.23919/ISPSD50666.2021.9452204>.